PANIPAT INSTITUTE OF ENGINEERING & TECHNOLOGY Department of Electronics & Communication Engineering

LESSON PLAN

Subject Name: - Computer Organization and Architecture
Year: - 3rd
Subject Code: EC-305A
Semester: - 5th

Lecture	Unit No	Topic	References
No			
L 1		Introduction to basic computer architecture	
L 2		Register transfer	
L 3		Bus and memory transfers	
L 4		Arithmetic, logic and shift micro-	
		operations	Mania Mana
L 5		Central Processing Unit: Introduction,	Morris Mano,
	UNIT-I	general register organization	"Computer System
L 6		Stack organization	- Architecture", PHI.
L 7		Instruction formats, addressing modes	
L 8		Data transfer and manipulation, Program	
		control	
L 9		RISC, Macros and Subroutines	
	1	Revisions	
L 10		Micro programmed control, control	J.F. Heys, "Computer Organization and
		memory	
L 11		Address sequencing, micro program	
		example, design of control unit	
L 12		Hardwired Control: Design methods,	Architecture", TMH.
		Multiplier Control Unit, CPU	
		Control unit.	
L 15	UNIT-II	Processor Design: Decimal arithmetic unit	J. Hennessy and D.
	OIVII-II	-BCD adder, BCD subtraction, decimal	Patterson, Computer
		arithmetic operations	Architecture a
L16		Forms of Parallel processing classification	Quantitative Approach, 3rd Ed, Morgan Kaufmann, 2002.
		of Parallel structures	
L17		Array Processors, Structure of general-	
		purpose Multiprocessors	
L 20		Revisions	
L 21		Memory hierarchy	J.F. Heys, "Computer
L 22		Device characteristics	
L 23	UNIT-III	Auxiliary memory	Organization and
L 24		Associative memory	Architecture", TMH
L 25		Cache memory	

L 26		Virtual memory	
L 27		Memory management	
L 28		Hardware multiprocessor architectures and	
		their characteristics, interconnection	
		structures	
L 29		Semiconductor RAMS, Serial-access	
		Memories – Memory organization, Main	
		Memory Allocation	
L 30		Parallel processing, Pipelining,	
L 31		Arithmetic pipeline, Instruction pipeline	
L 32		RISC pipeline	
L 33		Vector processing, array processors	Mamia Mana
L 34		Input-output Organization: Peripheral	Morris Mano, "Computer System
	UNIT-IV	devices, input- output interface	Architecture", PHI.
L 35		Asynchronous data transfer	Architecture, Fift.
L 36		Modes of transfer	
L37		Priority interrupt	
L38		DMA	
L39		Revision	

Textbooks:

- 1. Morris Mano, "Computer System Architecture", PHI.
- 2. J.F. Heys, "Computer Organization and Architecture", TMH.

Reference Books:

1. J. Hennessy and D. Patterson, Computer Architecture A Quantitative Approach, 3rd Ed, Morgan Kaufmann, 2002.